diff options
| author | Andre Przywara | 2022-10-05 17:54:19 +0100 |
|---|---|---|
| committer | Andre Przywara | 2023-10-22 23:41:46 +0100 |
| commit | 4a9e89a3e390bbff31aec25f9ec6d32e29e355f5 (patch) | |
| tree | d882a9e4c251aa016cac6c5f1f767dd73c003450 /include | |
| parent | 452369cd0c636123321d021298b4bc35a34f4941 (diff) | |
sunxi: introduce NCAT2 generation model
Allwinner seems to typically stick to a common MMIO memory map for
several SoCs, but from time to time does some breaking changes, which
also introduce new generations of some peripherals. The last time this
happened with the H6, which apart from re-organising the base addresses
also changed the clock controller significantly. We added a
CONFIG_SUN50I_GEN_H6 symbol back then to mark SoCs sharing those traits.
Now the Allwinner D1 changes the memory map again, and also extends the
pincontroller, among other peripherals.
To mark this generation of SoCs, add a CONFIG_SUNXI_GEN_NCAT2 symbol,
this name is reportedly used in the Allwinner BSP code, and prevents us
from inventing our own name.
Add this new symbol to some guards that were already checking for the H6
generation, since many features are shared between the two (like the
renovated clock controller).
This paves the way to introduce a first user of this generation.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Tested-by: Samuel Holland <samuel@sholland.org>
Diffstat (limited to 'include')
| -rw-r--r-- | include/sunxi_gpio.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/include/sunxi_gpio.h b/include/sunxi_gpio.h index 30d8879dbd3..db3742c0397 100644 --- a/include/sunxi_gpio.h +++ b/include/sunxi_gpio.h @@ -19,6 +19,9 @@ #elif defined(CONFIG_SUN50I_GEN_H6) #define SUNXI_PIO_BASE 0x0300b000 #define SUNXI_R_PIO_BASE 0x07022000 +#elif defined(CONFIG_SUNXI_GEN_NCAT2) +#define SUNXI_PIO_BASE 0x02000000 +#define SUNXI_R_PIO_BASE 0x07022000 #else #define SUNXI_PIO_BASE 0x01c20800 #define SUNXI_R_PIO_BASE 0x01f02c00 |