index
:
u-boot.git
master
omap/config-cleanups
omap/sniper/next-v2016.03
omap/sniper/recovery-v2015.07
omap/sniper/work
U-Boot bootloader
git repo user
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
cpu
Age
Commit message (
Expand
)
Author
2023-05-11
dm: Emit the arch_cpu_init_dm() even only before relocation
Simon Glass
2023-04-20
riscv: Update alignment for some sections in linker scripts
Bin Meng
2023-04-20
riscv: spl: Remove relocation sections
Bin Meng
2023-04-20
riscv: Avoid updating the link register
Bin Meng
2023-04-20
riscv: Change to use positive offset to access relocation entries
Bin Meng
2023-04-20
riscv: Optimize loading relocation type
Bin Meng
2023-04-20
riscv: Optimize source end address calculation in start.S
Bin Meng
2023-04-20
riscv: cpu: jh7110: Add Kconfig for StarFive JH7110 SoC
Yanhong Wang
2023-04-20
riscv: cpu: jh7110: Add support for jh7110 SoC
Yanhong Wang
2023-02-17
riscv: Rename Andes cpu and board names
Leo Yu-Chi Liang
2023-02-17
configs: ae350: Enable v5l2 cache for AE350 platforms in SPL
Yu Chien Peter Lin
2023-02-17
riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL
Yu Chien Peter Lin
2023-02-17
riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init()
Yu Chien Peter Lin
2023-02-17
riscv: Remove redundant Kconfig "RISCV_NDS_CACHE"
Leo Yu-Chi Liang
2023-02-01
riscv: ax25: bypass malloc when spl fit boots from ram
Rick Chen
2023-02-01
riscv: ae350: Enable CCTL_SUEN
Rick Chen
2023-02-01
riscv: cpu: check U-Mode before counteren write
Nikita Shubin
2022-11-15
riscv: Fix detecting FPU support in standard extension
Yu Chien Peter Lin
2022-11-03
riscv: Rename Andes PLIC to PLICSW
Yu Chien Peter Lin
2022-09-26
Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-riscv ...
Tom Rini
2022-09-26
riscv: Introduce AVAILABLE_HARTS
Rick Chen
2022-09-26
spl: introduce SPL_XIP to config
Nikita Shubin
2022-09-23
board_f: Fix types for board_get_usable_ram_top()
Pali Rohár
2022-08-11
riscv: ae350: Fix XIP config boot failure
Leo Yu-Chi Liang
2022-08-11
riscv: cpu: set gp before board_init_f_init_reserve
Nikita Shubin
2022-06-23
linker_lists: Rename sections to remove . prefix
Andrew Scull
2022-06-06
Migrate CUSTOM_SYS_INIT_SP_ADDR to Kconfig using system-constants.h
Tom Rini
2022-03-10
event: Convert arch_cpu_init_dm() to use events
Simon Glass
2021-12-02
riscv: Enable SPI flash env for SiFive Unmatched.
Thomas Skibo
2021-10-18
riscv: Remove OF_PRIOR_STAGE from RISC-V boards
Ilias Apalodimas
2021-10-07
riscv: ae350: enable Coherence Manager for ae350
Leo Yu-Chi Liang
2021-10-07
sysreset: provide SBI based sysreset driver
Heinrich Schuchardt
2021-09-07
board: sifive: use ccache driver instead of helper function
Zong Li
2021-08-17
riscv: cpu: fu740: Fix typo of date
Zong Li
2021-07-28
i2c: Rename SPL/TPL_I2C_SUPPORT to I2C
Simon Glass
2021-07-06
riscv: sifive: fu740: Support i2c in spl
Zong Li
2021-07-06
riscv: sifive: fu740: kconfig: Enable support for Opencores I2C controller
Zong Li
2021-05-31
riscv: cpu: fu740: clear feature disable CSR
Green Wan
2021-05-31
drivers: clk: add fu740 support
Green Wan
2021-05-31
riscv: cpu: fu740: Add support for cpu fu740
Green Wan
2021-05-24
treewide: Convert macro and uses of __section(foo) to __section("foo")
Marek Behún
2021-05-19
riscv: qemu: Switch to use binman to generate u-boot.itb
Bin Meng
2021-05-17
riscv: Split SiFive CLINT support between SPL and U-Boot proper
Bin Meng
2021-05-14
Revert "riscv: cpu: fu740: clear feature disable CSR"
Bin Meng
2021-05-05
riscv: cpu: fu740: clear feature disable CSR
Green Wan
2021-05-05
riscv: cpu: Add callback to init each core
Green Wan
2021-03-27
cpu: Rename SPL_CPU_SUPPORT to SPL_CPU
Simon Glass
2021-02-15
Merge branch '2021-02-02-drop-asm_global_data-when-unused'
Tom Rini
2021-02-03
riscv: Adjust board_get_usable_ram_top() for 32-bit
Bin Meng
2021-02-02
common: Drop asm/global_data.h from common header
Simon Glass
[next]