aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/altera
AgeCommit message (Expand)Author
2021-08-25drivers: clk: Add memory clock driver for Intel N5X deviceSiew Chin Lim
2021-08-25drivers: clk: Add clock driver for Intel N5X deviceSiew Chin Lim
2021-02-02common: Drop asm/global_data.h from common headerSimon Glass
2020-12-13dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass
2020-12-13dm: treewide: Rename ofdata_to_platdata() to of_to_plat()Simon Glass
2020-12-13dm: treewide: Rename dev_get_platdata() to dev_get_plat()Simon Glass
2020-12-13dm: treewide: Rename 'platdata' variables to just 'plat'Simon Glass
2020-12-13dm: treewide: Rename auto_alloc_size members to be shorterSimon Glass
2020-10-09clk: agilex: Additional membus writes for HPS PLLChee Hong Ang
2020-10-09clk: agilex: Handle clock configuration differently in SPL and U-Boot properChee Hong Ang
2020-10-09clk: agilex: Add clock enable supportLey Foon Tan
2020-10-09clk: agilex: Add NAND clock supportLey Foon Tan
2020-07-25treewide: convert devfdt_get_addr() to dev_read_addr()Masahiro Yamada
2020-07-24Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm"Tom Rini
2020-07-20treewide: convert devfdt_get_addr() to dev_read_addr()Masahiro Yamada
2020-05-18common: Drop linux/bitops.h from common headerSimon Glass
2020-05-18common: Drop log.h from common headerSimon Glass
2020-04-16dm: core: remove the duplicated function dm_ofnode_pre_relocPatrick Delaunay
2020-04-05clk: socfpga: Read the clock parent's register base in probe functionChee Hong Ang
2020-02-05dm: core: Create a new header file for 'compat' featuresSimon Glass
2020-02-05dm: core: Require users of devres to include the headerSimon Glass
2020-01-07clk: agilex: Add clock driver for AgilexLey Foon Tan
2019-04-11clk: socfpga: replace dm_fdt_pre_reloc by dm_ofnode_pre_relocPatrick Delaunay
2018-11-14clk: Remove DM_FLAG_PRE_RELOC flag in various driversBin Meng
2018-10-28drivers: cosmetic: Convert SPDX license tags to Linux Kernel stylePatrick Delaunay
2018-08-13clk: socfpga: Add initial Arria10 clock driverMarek Vasut